


14" BY7D Brazos 2.0 Block Diagram


PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : SVCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT





POWER SYSTEM		
ISL88731CHRTZ-T	P36	
RT8223P	P37	
TPS51216RUKR	P38	
TPS51211DSCR	P39	
TPS51211DSCR	P40	
TPS51211DSCR	P40	
OZ8380ALN	P41	
ISL95870AHRUZ	P42	
CHARGER		
+15V	P37	
+3VPCU		
+3V_S5		
+3V		
+3V_GPU		
+5VPCU		
+5V_S5		
+5V		
DISCHARGE		
+SMDDR_VTERM	P38	
+SMDDR_VREF		
+1.5VSUS		
+1.5V		
+1.5V_GPU		
+1.0V	P39	
+1.0V_GPU		
+1.1V_S5	P40	
+1.1V		
+1.8V		
+1.8V_GPU		
CPU_CORE	P41	
CPU_VDDNB_CORE		
+VGPU_CORE	P42	










(26,28) FCH_PCIE_RST#




EC	FCH	Device I2C_Device(S)			
I2Ce_1 (M)	I2Cf_2 (M)	Charger	Battery		ALL/S5
I2Ce_2 (M)		EEPROM	APU		ALL
I2Ce_3 (M)		VGA Thermal			
	I2Cf_3 (M)			APU	S5
	I2Cf_1 (M)	Lan	Wlan		S5
	I2Cf_0 (M)	Dimm	Clk Gen		S0


Note :
PCI_E_RST# asserted during transition to S3/S4/S5
to reset POE devices in the APU
A_RST# asserted during transition to S3/S4/S5
to reset all devices in the FCH or connected to it,
except the ACPI logic in the FCH.





S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation
INTRUDER_ALERT# Left not connected (FCH has 55-kohm internal pull-up to VBAT).



SPI Shared Flash



W25Q32BVSSIG:AKE391P0N00
W25Q16BVSSIG:AKE38FP0N01
A-stage Socket: DG008000031 91960-0084L



BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11
UMA SKU	H	L									
VGA SKU											
ULU3		H	L								
ULU2											
UR3			H	L							
UR2											
W/O LAN				H	L						
W LAN											
W/O S&C					H	L					
W S&C											
W/O BT						H	L				
W BT											
W/O CEC							H	L			
W CEC											
W/O HDMI								H	L		
W HDMI											
W/O CRT									H	L	
W CRT											
Metal/IMR										H	L
TEXTURE											
Seymour											H
Thames											L




Quanta Computer Inc.
PROJECT :BY7D

Size	Document Number	Rev
	FCH 3/5(SATA/VGA/GND/SPI)	1A
Date:	Wednesday, March 21, 2012	Sheet 8 of 46



PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.



te:


DPL_33_SSUSB_S:

SB3 S5 Wake is supported, tie to +3.3V_SS rail.

SB3 is not used, tie to GND.

DPL_33_USB_S:

5 Wake is supported, tie to +3.3V_SS rail.



Note

VDDXL_33_S:

If USB3 Wake is supported, tie

Otherwise, tie to +3.3V_S0 rail.

```
VDDPL_11_SYS_S:
```


If USB3 S5 Wake is supported, tie to +1.1V_S5 rail.

If only USB S3 Wake is supported, tie to +1.1V_S3

If USB Wake is not supported, tie to +1.1V_S0 rail.

VDDIO_AZ_S:

Wake on Ring supported: Tie to +3.3/1.5V_SS.




Quanta Computer Inc.
PROJECT :BY7D

Size	Document Number	Rev
	FCH 4/5(POWER)	1A
Date:	Wednesday, March 21, 2012	Sheet 9 of 45



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT


FCH POWER GOOD CIRCUIT



Quanta Computer Inc.

PROJECT :BY7D

Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	1A
Date:	Monday, March 18, 2012	Sheet 10 of 45





Seymour Power-on sequence

- 1 => +1V_GPU
- 2 => +3V_GPU
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU


PEG

Intel platform: Lane0 ~ Lane15
Brazos platform: Lane12 ~ Lane15
Comal and Sabine platform: Lane8 ~Lane15





DPE/DPF/LVDS





Quanta Computer Inc.

PROJECT : BY7D

Size	Document Number	Rev 1A
	Seymour_M2/XTAL_LVDS	
Date:	Wednesday, March 21, 2012	Sheet 15 of 45

<VGA>



DDR3 Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	1
	K4W2G1646C-HC11 (128M*16,C-die)	AKD5MGWT500 * 4	1GB	0	1	0	1
	K4W2G1646E-HC11 (128M*16,E-die)	AKD5MGWT500 * 4	1GB	1	0	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 8	2GB	1	1	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	1	0
	23EY4187MA11 (128M*16,A-die)	AKD5DZWT700 * 4	1GB	0	1	1	0
	23EY4187MB11 (128M*16,B-die)	TBD * 4	1GB	1	0	1	0
	23EY4187MA11 (128M*16)	AKD5DZWT700 * 8	2GB	1	1	1	0

CONFIGURATION STRAPS – SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select if GPIO22 = 0, defines memory aperture size if GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

System Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1

EEPROM




<VGA>

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10


DP/TMDS/LVDS Transmitter Power
0.935V@222mA per port







Quanta Computer Inc.

PROJECT : BY7D

Size	Document Number	Rev 1A
	Seymour_M2/ DP_Powers	
Date:	Wednesday, March 21, 2012	Sheet 18 of 45









CHANNEL B: 512MB DDR3 (64M*16*4pcs) <VGA>

22



Non-BACO design
(Brazos doesn't support Muxless Switch-able Graphics)





	R69	R62	R59	R53	R71
14566		V		V	
14600			V		
14617(with CB2)	V		V		
14617(no CB2)			V		V


14566/14600		
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/TM to TDP/TDM for 14566
1	0	Pass-Through(USB) mode for 14600
1	1	pass-through(USB) with CDP Emulation for 14600

14617			
CB0	CB1	CB2	Status
X	X	1	Force Apple 2A Charger Mode
0	0	0	Autodetection charger mode
0	1	0	Force-Dedicated Charger Mode
1	0	0	USB Pass-Through Mode
			Connect DP/DM to TDP/TDM
1	1	0	USB Pass-Through Mode with CDP
			Emulation.Auto connect DP/DM to TDP/TDM depending on CDP status


USB 3.0 CONN RIGHT <U3B> <USB> <EMI>





USB 2.0 CONN RIGHT <U3B> <U2B>



USB 3.0 Power switch






<C3B_20120316>
stuff R557 and unstuff R567(re-driver IC vendor suggest)



USB CONN LEFT UP

USB3.0	DFHS09FR085	ULU3@TARA9-9V1391
USB2.0	DFHS04FR487	ULU2@UARC6-4K1926


<20111207_Lincan>
reserve for external USB port.



<C3B_20120313>
del L3 for layout request





USB 2.0 CONN LEFT DOWN

<20111207_Lincan>
reserve for external USB port.




<C3B_20120321>
stuff for USB discharger




<C3B_20120313>
del L4 for layout
request




Before RAMP must to remove
debug card component



SMBus



Card Reader (AU6437B53-GDL-GR)





Clock input selection
1 : 48MHz input (default)
0 : 12MHz input

NBMD Power saving mode enable
1 : enable (default)
0 : disable

CTRL0 trace surround with GND

	SD	XD	MS
CTRL0	SDCLK	XDALE	MSBS
CTRL1	SDWP	XDCLE	MSCLK
CTRL2	SDCMD	XDRBD	
CTRL3	SDCDN	XDWRN	
CTRL4		XDRDN	MSINS


SD write protect enable
1 : decided by SDWP(default)
0 : SD always write-able

**Quanta Computer Inc.**

PROJECT : BY7D

Size	Document Number CARD READER	Rev 1A
Date:	Wednesday, March 21, 2012	Sheet 29 of 45


SATA ODD [ODD]



ODD Zero power [OZP]




SATA HDD [HDD]



Quanta Computer Inc.
PROJECT : BY7D


Size	Document Number	Rev
	HDD/ODD	1A
Date:	Wednesday, March 21, 2012	Sheet 31 of 45

Thermal Sensor <THC>




Thermal	dGPU Int Thermal
EC (M) 3ND_SMB	
EC (M) 3ND_SMB	dGPU int SMBUS
dGPU (M) SMB	dGPU int SMBUS


FAN Control <THC>



KEY BOARD Connector <KBC> <EMI>




TOUCH PAD BOARD <TPD> <EMI>




ID_Detect	default
Metal/IMR	H
TEXTURE	L


Power Board (UIF) <PSW>



TP board <TPD>




EMI Pad <OTH>




<C3B_20120312>
add Pad1 for EMI

EMI PAD <EMI>



HOLE <OTH>




Quanta Computer Inc.


PROJECT : BY7D

Size	Document Number	Rev
	KBC/TP/FP CONN.	1A
Date:	Wednesday, March 21, 2012	Sheet 33 of 45


LED <LED>
BATTERY



RF LED <LED>





POWER <LED>








LED P/N	Behavior	res
BEWY0007ZA0 (White/Amber)	power on: White LED bright sleep: Amber LED blink	R135: stuff 1.5K R137: stuff 1.2K
BEWH0051Z00 (White)	power on: White LED bright sleep: White LED blink	R135: unstuff R137: stuff 1.5K


ESD Protect <ESD>











www.s-manuals.com